


Emerging Non-Volatile Memories- Applications, Challenges and Solutions

Swaroop Ghosh

School of EECS, The Pennsylvania State University



szg212@psu.edu

Sponsors





Why Emerging NVM?

Conventional




Emerging NVM




PCRAM




DWM




FeRAM



STTRAM




ReRAM



Recent Commercialization of Emerging NVMs

Phase Change RAM*



Intel unveils its Optane hyperfast memory

Intel released few key details around its new non-volatile memory

3D XPoint™ Technology: An Innovative, High-Density Design

 A 3D diagram illustrating the XPoint technology architecture. It shows a grid of vertical columns (cross points) and horizontal rows (selectors) forming memory cells. Labels include:

- Cross Point Structure:** Perpendicular wires connect submicroscopic columns. An individual memory cell can be addressed by selecting its top and bottom wire.
- Non-Volatile:** 3D XPoint™ Technology is non-volatile—which means your data doesn't go away when your power goes away—making it a great choice for storage.
- High Endurance:** Unlike other storage memory technologies, 3D XPoint™ Technology is not significantly impacted by the number of write cycles it can endure, making it more durable.
- Stackable:** These thin layers of memory can be stacked to further boost density.
- Selector:** Whereas DRAM requires a transistor at each memory cell—making it big and expensive—the amount of voltage sent to each 3D XPoint™ Technology selector enables its memory cell to be written to or read without requiring a transistor.
- Memory Cell:** Each memory cell can store a single bit of data.
- Transforming the Memory Hierarchy:** For the first time, there is a fast, inexpensive and non-volatile memory technology that can serve as system memory and storage.
- ~8x to 10x Greater Density than DRAM!** 3D XPoint™ Technology's simple, stackable, transistor-less design packs more memory into less space, which is critical to reducing cost.

 At the bottom, a diagram shows a 'Memory Pool' (System + Storage) connected to a 'Processor', with a comparison of '1GB DRAM' (represented by 10 small 1GB blocks) versus '1GB 3D XPoint™ Technology' (represented by one large 1GB block).

STT- MRAM



Published: March 9, 2017

Everspin unveils a new low latency, PCIe NVMe card based on Spin Torque MRAM

ReRAM

3D Resistive RAM as Storage Class Memory

 A diagram showing a 3D ReRAM structure with various benefits highlighted:

- Latency & Endurance**
- Lower Cost**
- Scalability with 3D**
- Ecosystem Support**
- Scale & Capital Efficiency**


 The central text reads '3D ReRAM' and 'ReRAM is Western Digital's Choice for SCM'.

Western Digital to Use 3D ReRAM as Storage Class Memory for Special-Purpose SSDs

by Anton Shilov on August 12, 2016 8:00 AM EST


Emerging Technologies

STTRAM




- Single bit/cell
- Footprint = $\sim 12\text{-}40F^2$
- Random access
- Read/write latency
 - ◆ Read/write of MTJ
- Read: Sensing MTJ resistance
- Write: Flip free layer

DWM



- Multiple bits/cell
- Footprint = $2.5F^2$
- Tailored for serial access
- Read/write latency
 - ◆ Shift + read/write of MTJ
- Read: Sensing MTJ resistance
- Write: Flip NW domain

ReRAM








- Multiple bit/cell
- Footprint = $\sim 4F^2$
- Random access
- Read/write latency
 - ◆ Read/write of ReRAM
- Read: Sensing ReRAM resistance
- Write: break or make conductive path

Outline


- Introduction and motivation
- Applications
 - ◆ Last level cache
 - ◆ Energy efficient computing
 - ◆ Security
- Challenges
 - ◆ Retention test
 - ◆ Long read/write latency
 - ◆ High asymmetric read/write current
- Solutions
 - ◆ Retention compression
 - ◆ Circuit to system synergistic design
 - ◆ Attack sensors and prevention
 - ◆ Sensing circuit
- Summary

Last Level Cache




- Performance improvement: 3-33%
- Power reduction: 1.2X-14.4X



Digital Signal Processing and Neuro-Inspired Computing







(a)



(b)





DAC'15, TCAS'16



Ongoing (ISLPED under review)



- DWM based Viterbi decoder
 - ◆ 66.4 % area and 59.6 % power savings
- DWM based 8K point FFT processor
 - ◆ 60.6 % area and 60.3 % power savings
- Neuro-inspired computing
 - ◆ 34% energy savings compared to memristor based computing
 - ◆ Bit-width extensibility

Spintronics for Security






ReRAM for Security

PUF



- Sense circuits in conventional memory architecture employed as arbiter
- Number of CRPs increase exponentially with array size
- Minimally invasive
- 0.13% intra HD and 51.3% inter HD with sufficient response randomness

TRNG








- Energy/bit of the proposed TRNG is 22.8fJ

Outline




- Introduction and motivation
- Applications
 - ◆ Last level cache
 - ◆ Energy efficient computing
 - ◆ Security
- Challenges
 - ◆ Retention test
 - ◆ Long read/write latency
 - ◆ High asymmetric read/write current
- Solutions
 - ◆ Retention compression
 - ◆ Circuit to system synergistic design
 - ◆ Attack sensors and prevention
 - ◆ Sensing circuit
- Summary

NVM Characteristics-High Retention Time




- High test time due to high retention time of bitcell
 - ◆ Cannot waive retention characterization
- Test question
 - ◆ How to reduce test time of NVMs?
 - ◆ How to characterize retention in presence of variations

NVM Characteristics-High Retention Time (Stochastic Variation)



- Random variation in magnetization
 - ◆ Retention time of the same bit changes over time
 - ◆ Require multiple execution of test to guarantee retention time
- Test question
 - ◆ How to identify the worst case retention time?

Data Privacy Issues in NVM



- Persistent data can be accessed between power cycle
- Short retention bitcells can be used to auto-erase the data in clear
 - ◆ Freezing of chip can modulate the retention
 - ◆ Encryption is latency sensitive
- New features are needed to secure the data

Thermal tampering





Table-I Simulation Parameters


Parameter	Value
Saturation Magnetization (Ms)	780 Oe
Uniaxial Anisotropy (Ku)	150150 erg/cc
Damping Constant (α)	0.007
Δ for Tret of 1s, 10s, 100s	20.73, 23.02 & 25.33
Length and Width	40nmX40nm

NVM Characteristics- Sensitivity to Ambient Parameters


Impact of DC field




Impact of DC field



Impact of DC field



Impact of AC field





Test challenge

- ◆ How to characterize magnetic tolerance



Jae-won Jang, Jongsun Park, Swaroop Ghosh, Swarup Bhunia, "Self-Correcting STTRAM under Magnetic Field Attacks", IEEE Design Automation Conference (DAC), 2015

NVM Characteristics- Sensitivity to Ambient Parameters

Reference voltage shift





Experimental validation (HOST'16 demo)




Test question

- ◆ How to characterize NVM under sensitivities
- ◆ Can we detect security attacks?

NVM Characteristics-High and Asymmetric Write and Read Current




- High write current triggers droop
 - ◆ Depends on pattern
- Test question
 - ◆ Identifying test pattern to validate worst case droop




Security Implications- Privacy




Asymmetric WR current/latency



4-bit Write



Asymmetric RD current





■ Test question

◆ Characterize asymmetric write current

NVM Characteristics-High and Asymmetric Write and Read Latency

High Write and Read current

Long Write and Read Latency







- Long tail of read and write latency
- Test question
 - ◆ How to characterize write and read latency at fast test time?

Outline





- Introduction and motivation
- Applications
 - ◆ Last level cache
 - ◆ Energy efficient computing
 - ◆ Security
- Challenges
 - ◆ Retention test
 - ◆ Long read/write latency
 - ◆ High asymmetric read/write current
- Solutions
 - ◆ Retention compression
 - ◆ Circuit to system synergistic design
 - ◆ Attack sensors and prevention
 - ◆ Sensing circuit
- Summary

Retention Testing using Test Time Compression




- Exploit STTRAM sensitivity to compress retention time
- Test time with lower retention is low


Retention Testing using Test Time Compression




Energy-Efficient Memory Design




ISLPED'14, TNANO'15, DATE'15



Cache segregation





Workload adaptive modulation





- ~30% perf improvement
- >10X power saving

Energy-Efficient Memory Design


Slope sensing circuit



Sensing with column voltage boosting



Magnetic Field Sensor



Key requirements


- ◆ Proactive sensing
- ◆ Sense magnitude and polarity

Sensor design

- ◆ Small volume for early sensing
- ◆ Weak write of sensor array to fail early


Challenges

- ◆ Identifying false alarms
- ◆ Power consumption in sensor




Prevention (1)- Stalling

- Stall the CPU and wait till the attack is over
- For gradually ramping attack
 - ◆ Better than shutting down the entire system
 - ◆ Will not work for sudden attack since dirty data is corrupted




- For sudden attack
 - ◆ Processor is restarted after the attack
 - ◆ Applications can resume from application level checkpointing



- Both approaches disable computations during attack
 - ◆ Attacker can exploit these features to drain the battery


Prevention (2)- Cache Bypassing



■ Key ideas

- ◆ Since LLC is under attack, bypass it
- ◆ Perform computation seamlessly without LLC
- ◆ Update the main memory before starting bypass
- ◆ Invalidate LLC before exiting bypass

Prevention (3)- Checkpointing




■ Key ideas

- ◆ Save processor state and update main memory periodically
- ◆ If attack, go back to last saved state & start with LLC bypass
- ◆ Can handle sudden corruption of memory


■ Challenges

- ◆ Need to stop main memory writeback between checkpoints
- ◆ Performance loss due to checkpoint which depends on
 - ⇒ Epoch
 - ⇒ LLC full


Protecting Data Privacy



Adding dummy bits



Constant Current Write



Conclusions

- Emerging NVMs are promising for broad range of applications
- NVMs possess unique challenges that could be design and security issues
- We proposed novel techniques to solve the challenges
- Proposed solutions are also applicable to other NVMs

Thank You!

Acknowledgements

LOGICS lab students, collaborators from Intel, Nanyang Tech Univ (NTU), Univ. of Florida, Iowa State, Univ. of Cincinnati and Korea Univ.

Graduate Students

PhD

A. Iyengar('13) H. Motaman('13)



P:7, Pat:3



P:6, Pat:1

A. Saki ('17)



P:0, Pat:0

R. Govindaraj('14)



P:3+2*, Pat:1

J. Jang('15)



P:4, Pat:1

D. Vontela C. Lin



P:1+2*, Pat:0



P:3, Pat:2



P:1*, Pat:0

I. Reddy



P:2, Pat:1

Md. N. Khan ('16)



P:1*, Pat:0

A. De ('16)



P:1*, Pat:0

MS

■ Graduated

- ◆ 5 MS: Kenneth Ramclam, Jae-won Jang, Radha Aluru, Deepak Vontela, Ithihasa Reddy
- ◆ Published more than 40 IEEE papers in last 5 years

*LOGICS: Lab. Of Green and secure Integrated Circuits and Systems